summaryrefslogtreecommitdiff
path: root/llvm/lib/Target/RISCV/Disassembler
AgeCommit message (Expand)Author
2025-10-21[RISCV][MC] Introduce XSfvfexp* and XSfvfbfexpa* extensions and their MC supp...Min-Yih Hsu
2025-09-23[RISCV] Add MC layer support for Andes XAndesVSIntH extension. (#159514)Rux124
2025-09-22[TableGen][DecoderEmitter][RISCV] Always handle `bits<0>` (#159951)Sergei Barannikov
2025-09-15[RISCV] Remove a couple of custom instruction decoders (NFC) (#158483)Sergei Barannikov
2025-09-12[RISCV][MC] Add MC support of Zibi experimental extension (#127463)Boyao Wang
2025-09-11[RISCV] Fix GPRPairNoX0 Disassembly (#158001)Sam Elliott
2025-09-04[RISCV] Remove post-decoding instruction adjustments (#156360)Sergei Barannikov
2025-09-02[MC][DecoderEmitter] Fix build warning: explicit specialization cannot have a...Rahul Joshi
2025-09-01[AMDGPU, RISCV] Fix warningsKazu Hirata
2025-09-01[RISCV] Fix -Wexplicit-specialization-storage-class warningsFangrui Song
2025-09-01[LLVM][MC][DecoderEmitter] Add support to specialize decoder per bitwidth (#1...Rahul Joshi
2025-09-01[RISC-V] Added the mips extension instructions like ehb,ihb and pause etc for...UmeshKalappa
2025-08-22[NFC][MC][RISCV] Rearrange decoder functions for RISCV disassembler (#154998)Rahul Joshi
2025-08-22[RISCV] Add initial assembler/MC layer support for big-endian (#146534)Djordje Todorovic
2025-08-21[NFC][MC][Decoder] Extract fixed pieces of decoder code into new header file ...Rahul Joshi
2025-08-18[RISCV] Add SpacemiT XSMTVDot (SpacemiT Vector Dot Product) extension. (#151706)林克
2025-08-08[RISCV] Move the decoder table for XCV, Xqci and XRivos from standard section...Jim Lin
2025-07-28[RISCV] Move definitions of decodeZcmpRlist/decodeXqccmpRlistS0 to their decl...Craig Topper
2025-07-25[RISCV] Merge some of the C_*_HINT instruction into the regular C_* instructi...Craig Topper
2025-07-15[RISCV] Add Andes XAndesBFHCvt (Andes Scalar BFLOAT16) extension (#148563)Jim Lin
2025-07-07[RISCV] Add Andes XAndesVSIntLoad (Andes Vector INT4 Load) extension (#147005)Jim Lin
2025-07-03[RISCV] Added the MIPS prefetch extensions for MIPS RV64 P8700. (#145647)UmeshKalappa
2025-07-01[RISCV] Use uint64_t for Insn in getInstruction32 and getInstruction16. NFC (...Craig Topper
2025-06-18[RISCV] Add Andes XAndesVBFHCvt (Andes Vector BFLOAT16 Conversion) extension ...Jim Lin
2025-06-17[llvm] annotate interfaces in llvm/Target for DLL export (#143615)Andrew Rogers
2025-05-21[RISCV] Add MC layer support for XSfmm*. (#133031)Craig Topper
2025-05-15[RISCV][MC] Add support for Q extension (#139369)Iris Shi
2025-05-15[RISCV] Add Andes XAndesVDot (Andes Vector Dot Product) extension. (#139849)Jim Lin
2025-05-12[RISCV] Add Andes XAndesVPackFPH (Andes Vector Packed FP16) extension. (#138827)Jim Lin
2025-04-28[RISCV] Add Andes XAndesperf (Andes Performance) extension. (#135110)Jim Lin
2025-04-15[RISCV] Fix xmipscmov extension name (#135647)Djordje Todorovic
2025-04-04[RISCV] Make decodeXqccmpRlistS0 defer to decodeZcmpRlist after checking for ...Craig Topper
2025-04-04[RISCV] Remove unused function declaration. NFCCraig Topper
2025-04-04[RISCV] Rename Spimm to StackAdj in most places. NFCCraig Topper
2025-04-02[RISCV] Modify register type of extd* Xqcibm instructions (#134027)Sudharsan Veeravalli
2025-03-31[RISCV] Use decodeCLUIImmOperand when disassembling C_LUI_HINT. (#133789)Craig Topper
2025-03-31[RISCV] Correct disassembly of cm.push/pop for RVE. (#133816)Craig Topper
2025-03-31[RISCV] Prevent disassembling RVC hint instructions with x16-x31 for RVE. (#1...Craig Topper
2025-03-31[RISCV] Use decodeUImmLog2XLenNonZeroOperand in decodeRVCInstrRdRs1UImm. NFC ...Craig Topper
2025-03-31[RISCV] For RV32C, disassembly of c.slli should fail when immediate > 31 (#13...Paul Bowen-Huggett
2025-03-28[RISCV] Add Qualcomm uC Xqciio (External Input Output) extension (#132721)quic_hchandel
2025-03-28[RISCV] Remove unnecessary if guard before calling SignExtend64<6> in decodeC...Craig Topper
2025-03-28[RISCV] Fix the disassembler's handling of C.LUI when imm=0 (#133450)Paul Bowen-Huggett
2025-03-27[RISCV][Xqccmp] Correctly Parse/Disassemble pushfp (#133188)Sam Elliott
2025-03-26[RISCV] Use named sub-operands to simplify encoding/decoding for CoreV Reg-Re...Craig Topper
2025-03-22Recommit "[RISCV] Add Qualcomm uC Xqcisync (Sync Delay) extension (#132184)" ...Sudharsan Veeravalli
2025-03-21Revert "[RISCV] Add Qualcomm uC Xqcisync (Sync Delay) extension (#132184)"Kazu Hirata
2025-03-22[RISCV] Add Qualcomm uC Xqcisync (Sync Delay) extension (#132184)quic_hchandel
2025-03-20[RISCV] Add Qualcomm uC Xqcilb (Long Branch) extension (#131996)quic_hchandel
2025-03-19[RISCV] Add Zilsd and Zclsd Extensions (#131094)dong-miao
generated by cgit v1.2.3 (git 2.25.1) at 2026-06-10 04:02:13 +0000