summaryrefslogtreecommitdiff
path: root/llvm/lib/Target/Sparc/SparcInstrInfo.cpp
AgeCommit message (Expand)Author
2025-11-14[Sparc] Optimize compare instruction (#167140)Koakuma
2025-11-10CodeGen: Remove TRI arguments from stack load/store hooks (#158240)Matt Arsenault
2025-11-10CodeGen: Keep reference to TargetRegisterInfo in TargetInstrInfo (#158224)Matt Arsenault
2025-10-08[SPARC] Fix-forward #154950 by returning true if SP::V8BAR is handled (#162424)Thurston Dang
2025-10-08[SPARC] Weaken emitted barriers for atomic ops (#154950)Koakuma
2025-09-12CodeGen: Remove MachineFunction argument from getPointerRegClass (#158185)Matt Arsenault
2025-09-08Sparc: Remove TargetTriple member from SparcSubtarget (#157397)Matt Arsenault
2025-09-08CodeGen: Pass SubtargetInfo to TargetGenInstrInfo constructors (#157337)Matt Arsenault
2025-02-24[CodeGen] Change copyPhysReg interface to use Register instead of MCRegister....Craig Topper
2025-01-22[llvm] Pass MachineInstr flags to storeRegToStackSlot/loadRegFromStackSlot (N...Venkata Ramanaiah Nalamothu
2024-11-18[Target] Remove unused includes (NFC) (#116577)Kazu Hirata
2024-08-27[TII][RISCV] Add renamable bit to copyPhysReg (#91179)Piyou Chen
2024-02-01[TTI] Use Register in isLoadFromStackSlot and isStoreToStackSlot [nfc] (#80339)Philip Reames
2023-04-26[SPARC] Lower BR_CC to BPr on 64-bit target whenever possibleBrad Smith
2023-03-12[SPARC] Attempt to fix bug introduced by D142458Vitaly Buka
2023-03-12Revert "[SPARC] Lower BR_CC to BPr on 64-bit target whenever possible"Brad Smith
2023-03-11[SPARC] Lower BR_CC to BPr on 64-bit target whenever possibleKoakuma
2023-03-11[SPARC] Implement hooks for conditional branch relaxationKoakuma
2022-12-17[CodeGen] Additional Register argument to storeRegToStackSlot/loadRegFromStac...Christudasan Devadasan
2022-12-07[SPARC] Lower SELECT_CC to MOVr on 64-bit target whenever possibleKoakuma
2022-11-16[SPARC] Improve integer branch handling for v9 targetsKoakuma
2022-08-08[llvm] LLVM_FALLTHROUGH => [[fallthrough]]. NFCFangrui Song
2021-10-08Move TargetRegistry.(h|cpp) from Support to MCReid Kleckner
2020-06-30Sparc: Use RegisterMatt Arsenault
2020-03-30[Alignment][NFC] Use Align version of getMachineMemOperandGuillaume Chatelet
2020-02-03[NFC] unsigned->Register in storeRegTo/loadRegFromStackSimon Moll
2019-11-11Use MCRegister in copyPhysRegMatt Arsenault
2019-08-15Apply llvm-prefer-register-over-unsigned from clang-tidy to LLVMDaniel Sanders
2019-01-19Update the file headers across all of the LLVM projects in the monorepoChandler Carruth
2018-07-30Remove trailing spaceFangrui Song
2018-05-09[DebugInfo] Examine all uses of isDebugValue() for debug instructions.Shiva Chen
2016-09-14Finish renaming remaining analyzeBranch functionsMatt Arsenault
2016-09-14Make analyzeBranch family of instruction names consistentMatt Arsenault
2016-09-14AArch64: Use TTI branch functions in branch relaxationMatt Arsenault
2016-08-17Replace a few more "fall through" comments with LLVM_FALLTHROUGHJustin Bogner
2016-07-28MachineFunction: Return reference for getFrameInfo(); NFCMatthias Braun
2016-07-15Rename AnalyzeBranch* to analyzeBranch*.Jacques Pienaar
2016-07-08Sparc: Avoid implicit iterator conversions, NFCDuncan P. N. Exon Smith
2016-06-30CodeGen: Use MachineInstr& in TargetInstrInfo, NFCDuncan P. N. Exon Smith
2016-06-12Pass DebugLoc and SDLoc by const ref.Benjamin Kramer
2016-04-26[Sparc] Fix build error introduced by rL267545.Marcin Koscielnicki
2016-04-26[SPARC] [SSP] Add support for LOAD_STACK_GUARD.Marcin Koscielnicki
2016-03-09This change adds co-processor condition branching and conditional traps to th...Chris Dewhurst
2016-02-23CodeGen: TII: Take MachineInstr& in predicate API, NFCDuncan P. N. Exon Smith
2016-01-13[SPARC] Revamp AnalyzeBranch and add ReverseBranchCondition.James Y Knight
2015-08-11PseudoSourceValue: Replace global manager with a manager in a machine function.Alex Lorenz
2015-08-10[Sparc] Implement i64 load/store support for 32-bit sparc.James Y Knight
2015-07-08[SPARC] Cleanup handling of the Y/ASR registers.James Y Knight
2015-06-11[CodeGen] ArrayRef'ize cond/pred in various TII APIs. NFC.Ahmed Bougacha
2015-03-12Remove the need to cache the subtarget in the Sparc TargetRegisterInfoEric Christopher
generated by cgit v1.2.3 (git 2.25.1) at 2026-06-15 13:23:35 +0000