summaryrefslogtreecommitdiff
path: root/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp
AgeCommit message (Expand)Author
2025-11-10CodeGen: Remove TRI arguments from stack load/store hooks (#158240)Matt Arsenault
2025-11-10CodeGen: Keep reference to TargetRegisterInfo in TargetInstrInfo (#158224)Matt Arsenault
2025-11-06[Hexagon] Improve QFP Optimizer (#166647)Fateme Hosseini
2025-10-24Add HVX vgather/vscatter Support (#164421)Fateme Hosseini
2025-10-02[Hexagon] Add opcode V6_vS32Ub_npred_ai for offset validity check (#161618)Ikhlas Ajbar
2025-09-08CodeGen: Pass SubtargetInfo to TargetGenInstrInfo constructors (#157337)Matt Arsenault
2025-04-18[Analysis] Remove implicit LocationSize conversion from uint64_t (#133342)Philip Reames
2025-02-24[CodeGen] Change copyPhysReg interface to use Register instead of MCRegister....Craig Topper
2025-02-11[Hexagon] Fix typos discovered by codespell (NFC) (#126233)Sudharsan Veeravalli
2025-01-23[llvm][CodeGen] Fix the issue caused by live interval checking in window sche...Hua Tian
2025-01-22[llvm] Pass MachineInstr flags to storeRegToStackSlot/loadRegFromStackSlot (N...Venkata Ramanaiah Nalamothu
2024-11-17[Hexagon] Remove unused includes (NFC) (#116529)Kazu Hirata
2024-08-27[TII][RISCV] Add renamable bit to copyPhysReg (#91179)Piyou Chen
2024-06-28[IR] Don't include Module.h in Analysis.h (NFC) (#97023)Nikita Popov
2024-04-24[CodeGen] Make the parameter TRI required in some functions. (#85968)Xu Zhang
2024-03-06[Codegen] Make Width in getMemOperandsWithOffsetWidth a LocationSize. (#83875)David Green
2024-02-27Revert "[Hexagon] Optimize post-increment load and stores in loops. (… (#83...Sumanth Gundapaneni
2024-02-21[Hexagon] Optimize post-increment load and stores in loops. (#82418)Sumanth Gundapaneni
2024-02-20[Hexagon] Update InstrInfo to include LD/ST offsets of vector instructions (#...Sumanth Gundapaneni
2024-02-20Revert "[Hexagon] Optimize post-increment load and stores in loops. (#82011)"Krasimir Georgiev
2024-02-16[Hexagon] Optimize post-increment load and stores in loops. (#82011)Sumanth Gundapaneni
2024-02-01[TTI] Use Register in isLoadFromStackSlot and isStoreToStackSlot [nfc] (#80339)Philip Reames
2024-01-25[llvm] Move CodeGenTypes library to its own directory (#79444)Nico Weber
2023-12-01TargetInstrInfo: make getOperandLatency return optional (NFC) (#73769)Ramkumar Ramachandra
2023-06-25[llvm] Add missing StringExtras.h includesElliot Goodrich
2023-06-19[Hexagon] Fix range checks for immediate operandsKrzysztof Parzyszek
2023-06-18[Target] Use llvm::is_contained (NFC)Kazu Hirata
2023-05-03Restore CodeGen/MachineValueType.h from `Support`NAKAMURA Takumi
2023-04-18[MC] Use subregs/superregs instead of MCSubRegIterator/MCSuperRegIterator. NFC.Jay Foad
2023-02-17Simplify with hasFeature. NFCFangrui Song
2023-01-13[CodeGen][Target] Remove uses of Register::isPhysicalRegister/isVirtualRegist...Craig Topper
2023-01-05Move from llvm::makeArrayRef to ArrayRef deduction guides - llvm/ partserge-sans-paille
2022-12-17[CodeGen] Additional Register argument to storeRegToStackSlot/loadRegFromStac...Christudasan Devadasan
2022-12-04[Target] llvm::Optional => std::optionalFangrui Song
2022-12-02[Hexagon] Remove most Optionals in favor of std::optionalKrzysztof Parzyszek
2022-11-13[Hexagon] Use `Register` instead of `unsigned`, NFCKrzysztof Parzyszek
2022-08-28[Target] Qualify auto in range-based for loops (NFC)Kazu Hirata
2022-08-07[llvm] Fix comment typos (NFC)Kazu Hirata
2022-07-24[Hexagon] Remove isLateInstrFeedsEarlyInstr (NFC)Kazu Hirata
2022-06-18[Target, CodeGen] Use isImm(), isReg(), etc (NFC)Kazu Hirata
2022-06-03[Hexagon][bolt] Remove unneeded cl::ZeroOrMore for cl::opt options. NFCFangrui Song
2022-06-03[llvm] Remove unneeded cl::ZeroOrMore for cl::opt options. NFCFangrui Song
2022-06-01CodeGen: Move getAddressSpaceForPseudoSourceKind into TargetMachineMatt Arsenault
2022-03-28[Hexagon] Create an intrinsic to profile using a custom handlerJyotsna Verma
2022-03-16[NFC][CodeGen] Rename some functions in MachineInstr.h and remove duplicated ...Shengchen Kan
2022-03-02[Hexagon] Recognize "access size" for dcfetchKrzysztof Parzyszek
2022-01-07Initialize output parameterVitaly Buka
2022-01-05[Hexagon] Replace isImmValidForOpcode() with isExtendable flagIkhlas Ajbar
2022-01-05[Hexagon] Handle L2_loadb[sz]w[24]_io in HII::isValidOffsetKrzysztof Parzyszek
2022-01-05[Hexagon] Add missing memop instructions to HexagonInstrInfoSumanth Gundapaneni
generated by cgit v1.2.3 (git 2.25.1) at 2026-08-26 14:55:36 +0000