summaryrefslogtreecommitdiff
path: root/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp
AgeCommit message (Expand)Author
2025-10-23[ARM][KCFI] Add backend support for Kernel Control-Flow Integrity (#163698)Kees Cook
2025-10-15[llvm] Replace LLVM_ATTRIBUTE_UNUSED with [[maybe_unused]] (NFC) (#163507)Kazu Hirata
2025-09-25[llvm] Add `vfs::FileSystem` to `PassBuilder` (#160188)Jan Svoboda
2025-07-15[ARM] Remove an unnecessary cast (NFC) (#148869)Kazu Hirata
2025-05-23[NFC][CodeGen] Adopt MachineFunctionProperties convenience accessors (#141101)Rahul Joshi
2025-03-08[ARM] Remove unused argument. NFCCraig Topper
2025-01-20[ARM] Use MCRegister instead of unsigned. NFCCraig Topper
2025-01-13[aarch64][win] Update Called Globals info when updating Call Site info (#122762)Daniel Paoliello
2024-11-19[ARM] Stop gluing 1-bit shifts (#116547)Sergei Barannikov
2024-11-01[ARM] Fix CMSE S->NS calls when CONTROL_S.SFPA==0 (CVE-2024-7883) (#114433)Oliver Stannard
2024-09-24[ARM] Fix VBSL Pseudo kill flags. (#109629)David Green
2024-09-18[Target] Use 'unsigned' as the underlying type for the tablegened physical re...Craig Topper
2024-09-03[CodeGen] Remove checks that implicit operands are implicitJay Foad
2024-09-02[ARM] Fix failure to register-allocate CMP_SWAP_64 pseudo-inst (#106721)Oliver Stannard
2024-04-30Do not use R12 for indirect tail calls with PACBTI (#82661)Eleanor Bonnici
2024-03-11[llvm][arm] add T1 and T2 assembly options for vlldm and vlstmSivan Shani
2024-02-29Revert "[llvm][arm] add T1 and T2 assembly options for vlldm and vlstm (#83116)"Tomas Matheson
2024-02-28[llvm][arm] add T1 and T2 assembly options for vlldm and vlstm (#83116)SivanShani-Arm
2024-01-31[ARM][NEON] Add constraint to vld2 Odd/Even Pseudo instructions. (#79287)Alfie Richards
2023-07-19[ARM] Restructure MOVi32imm expansion to not do pointless instructionsJohn Brawn
2023-07-18[ARM] Replace TransferImpOps with copyImplicitOpsJohn Brawn
2023-07-12Revert "[ARM] Restructure MOVi32imm expansion to not do pointless instructions"Caslyn Tonelli
2023-07-12[ARM] Fix unused variable warning in ARMExpandPseudoInsts.cppJohn Brawn
2023-07-12[ARM] Restructure MOVi32imm expansion to not do pointless instructionsJohn Brawn
2023-06-28[ARM] Generate out-of-line jump tables for XO without 32-bit branchJohn Brawn
2023-06-27[ARM] in ExpandTMOV32BitImm, CPSR register ops should be `Define`dTies Stuij
2023-06-23[ARM] generate armv6m eXecute Only (XO) codeTies Stuij
2023-05-10[CodeGen] Fix nomerge attribute not working in tail calls.Zequan Wu
2023-04-02[Targets] Rename Flag->Glue. NFCCraig Topper
2023-01-13[CodeGen][Target] Remove uses of Register::isPhysicalRegister/isVirtualRegist...Craig Topper
2023-01-06[DebugInfo][NFC] Add new MachineOperand type and change DBG_INSTR_REF syntaxStephen Tozer
2022-07-20[ARM] Fix Thumb2 compare being emitted ExpandCMP_SWAPDavid Green
2022-06-02[ARM] Add SEH opcodes in frame loweringMartin Storsjö
2022-05-26[Target] use getSubtarget<> instead of static_cast<>(getSubtarget())Zongwei Lan
2022-01-19[NFC] Use Register instead of unsignedJim Lin
2022-01-01[ARM] Verify addressing immediatesDavid Green
2021-12-07[ARM] Implement PAC return address signing mechanism for PACBTI-MTies Stuij
2021-12-06[ARM] Implement setjmp BTI placement for PACBTI-MTies Stuij
2021-11-30[ARM] create new pseudo t2LDRLIT_ga_pcrel for stack guardsNick Desaulniers
2021-11-26[Target] Use range-based for loops (NFC)Kazu Hirata
2021-09-16[ARM] Mitigate the cve-2021-35465 security vulnurability.Alexandros Lamprineas
2021-09-16[ARM][CMSE] Clear the secure fp-registers when using softfp abi.Alexandros Lamprineas
2021-08-17[ARM] Add MQQPR and MQQQQPR spill and reload pseudo instructionsDavid Green
2021-08-04[ARM][atomicrmw] Fix CMP_SWAP_32 expand assertTomas Matheson
2021-06-13[ARM][NEON] Combine base address updates for vld1Ndup intrinsicsKristina Bessonova
2021-05-28ARM: support mandatory tail calls for tailcc & swifttailccTim Northover
2021-05-25[ARM][NEON] Combine base address updates for vld1x intrinsicsKristina Bessonova
2021-05-19[ARM][NEON] Combine base address updates for vst1x intrinsicsKristina Bessonova
2021-05-12[ARM] Prevent spilling between ldrex/strex pairsTomas Matheson
2021-05-03Revert "[CodeGen][ARM] Implement atomicrmw as pseudo operations at -O0"Tomas Matheson
generated by cgit v1.2.3 (git 2.25.1) at 2026-06-01 13:18:01 +0000