summaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/X86/madd.ll
AgeCommit message (Expand)Author
2025-11-23Revert "[RegAlloc] Fix the terminal rule check for interfere with DstReg (#16...Aiden Grossman
2025-11-23[RegAlloc] Fix the terminal rule check for interfere with DstReg (#168661)hstk30-hw
2025-10-17[X86] addConstantComments - add vector constant printing for (V)PMULDQ/(V)PMU...Simon Pilgrim
2025-10-17[X86] addConstantComments - add vector constant printing for (V)PMULLD instru...Simon Pilgrim
2025-10-16[X86] Relax vector element width constraint on SSE pmul/madd asm comments (#1...Simon Pilgrim
2025-07-03[PHIElimination] Revert #131837 #146320 #146337 (#146850)Guy David
2025-06-29[PHIElimination] Reuse existing COPY in predecessor basic block (#131837)Guy David
2024-10-02[X86] Don't request 0x90 nop filling in p2align directives (#110134)Jeremy Morse
2024-06-14[MC][X86] addConstantComments - add mul vXi16 commentsSimon Pilgrim
2024-02-05[X86] Convert tests to opaque pointers (NFC)Nikita Popov
2023-10-09Revert "[CodeGen] Really renumber slot indexes before register allocation (#6...Jay Foad
2023-10-09[CodeGen] Really renumber slot indexes before register allocation (#67038)Jay Foad
2023-01-20[MachineCombiner] Use default latency model when no detailed model availablePhilip Reames
2022-12-07[MachineCombiner] Extend reassociation logic to handle inverse instructionsAnton Sidorenko
2022-09-30X86: Stop assigning register costs for longer encodings.Matthias Braun
2022-07-08[X86] Fix collectLeaves for adds used by phi that forms loopHaohai Wen
2022-06-13[X86] combineEXTEND_VECTOR_INREG - don't attempt to shuffle combine ANY_EXTEN...Simon Pilgrim
2022-04-06[TLI] `TargetLowering::SimplifyDemandedVectorElts()`: narrowing bitcast: fill...Roman Lebedev
2021-11-12[X86] combineX86ShufflesConstants - constant fold from target shuffles unless...Simon Pilgrim
2021-11-04[X86][SSE] Improve PMADDWD SimplifyDemandedVectorElts handlingSimon Pilgrim
2021-10-04[X86] SimplifyDemandedVectorEltsForTargetNode - simplify PMADDWD for known ze...Simon Pilgrim
2021-09-26[X86][SSE] combineMulToPMADDWD - enable sext_extend_vector_inreg(vXi16) -> ze...Simon Pilgrim
2021-09-26[X86] Fold ADD(VPMADDWD(X,Y),VPMADDWD(Z,W)) -> VPMADDWD(SHUFFLE(X,Z), SHUFFLE...Simon Pilgrim
2021-09-25[X86][SSE] combineMulToPMADDWD - enable sext(v8i16) -> zext(v8i16) fold on pr...Simon Pilgrim
2021-09-24[X86][SSE] combineMulToPMADDWD - replace sext(v8i16) -> zext(v8i16)Simon Pilgrim
2021-09-02[X86][SSE] combineMulToPMADDWD - improve recognition of sign/zero extended up...Simon Pilgrim
2021-06-11[NFC][X86][Codegen] Megacommit: mass-regenerate all check lines that were alr...Roman Lebedev
2021-03-30[x86] enhance matching of pmaddwdSanjay Patel
2021-03-27[x86] prevent crashing while matching pmaddwdSanjay Patel
2020-07-29[X86][SSE] getV4X86ShuffleImm8 - canonicalize broadcast masksSimon Pilgrim
2020-07-26[X86][SSE] lowerV2I64Shuffle - use undef elements in PSHUFD mask wideningSimon Pilgrim
2020-06-21[X86][SSE] Add SimplifyDemandedVectorEltsForTargetShuffle to handle target sh...Simon Pilgrim
2020-05-31[X86] Rewrite how X86PartialReduction finds candidates to consider optimizing.Craig Topper
2020-05-14[X86] Fix a regression caused by moving combineLoopMAddPattern to IRCraig Topper
2020-05-13[X86] Add test case for a regression from D76649. NFCCraig Topper
2020-05-13[X86] Fix one of the PMADDWD tests to not have dead code.Craig Topper
2020-04-15[X86] Make v32i16/v64i8 legal types without avx512bw. Use custom splitting in...Craig Topper
2020-03-26[X86] Move combineLoopMAddPattern and combineLoopSADPattern to an IR pass bef...Craig Topper
2020-03-10[X86][SSE] getFauxShuffleMask - add support for INSERT_VECTOR_ELT(EXTRACT_VEC...Simon Pilgrim
2019-12-23[DAGCombine] visitEXTRACT_SUBVECTOR - 'little to big' extract_subvector(bitca...Sanjay Patel
2019-11-04[X86] Teach X86MCInstLower to swap operands of commutable instructions to ena...Craig Topper
2019-08-30[X86] Pass v32i16/v64i8 in zmm registers on KNL target.Craig Topper
2019-08-29[DAGCombiner] (insert_vector_elt (vector_shuffle X, Y), (extract_vector_elt X...Amaury Sechet
2019-08-26[DAGCombiner][X86] Teach SimplifyVBinOp to fold VBinOp (concat X, undef/const...Craig Topper
2019-08-23[X86] Add a further unrolled madd reduction test case that shows several defi...Craig Topper
2019-08-07Recommit r367901 "[X86] Enable -x86-experimental-vector-widening-legalization...Craig Topper
2019-08-06Revert "[X86] Enable -x86-experimental-vector-widening-legalization by default."Mitch Phillips
2019-08-05[X86] Enable -x86-experimental-vector-widening-legalization by default.Craig Topper
2019-07-29[X86] Don't use PMADDWD for vector add reductions of multiplies if the mul in...Craig Topper
2019-07-29[X86] Add test cases to show missing one use check in combineLoopMAddPattern.Craig Topper
generated by cgit v1.2.3 (git 2.25.1) at 2026-05-31 18:28:56 +0000