llvm/test/CodeGen/AArch64/aarch64-matmul-fp32.ll


1
2
3
4
5
6
7
8
9
10
11
12
13

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 6
; RUN: llc -mtriple aarch64-none-linux-gnu -mattr=+neon,+f8f32mm              < %s | FileCheck %s
; RUN: llc -mtriple aarch64-none-linux-gnu -mattr=+neon,+f8f32mm -global-isel < %s | FileCheck %s

define <4 x float> @fmmla.v4f32.v16i8(<4 x float> %r, <16 x i8> %a, <16 x i8> %b) {
; CHECK-LABEL: fmmla.v4f32.v16i8:
; CHECK:       // %bb.0: // %entry
; CHECK-NEXT:    fmmla v0.4s, v1.16b, v2.16b
; CHECK-NEXT:    ret
entry:
  %vfmmla1.i = tail call <4 x float> @llvm.aarch64.neon.fmmla.v4f32.v16i8(<4 x float> %r, <16 x i8> %a, <16 x i8> %b) #3
  ret <4 x float> %vfmmla1.i
}