summaryrefslogtreecommitdiff
path: root/llvm/utils/TableGen/RegisterInfoEmitter.cpp
AgeCommit message (Expand)Author
2025-11-22[TableGen] Use MVT instead of MVT::SimpleValueType. NFC (#169180)Craig Topper
2025-11-19[TableGen] Use size_t for SubRegIndicesSize (NFC) (#168728)Kazu Hirata
2025-11-19[llvm] Use llvm::size (NFC) (#168675)Kazu Hirata
2025-11-18[CMake] Declare all parts of *GenRegisterInfo.inc as outputs. (#168405)Ivan Kosarev
2025-11-14[TableGen] Split *GenRegisterInfo.inc. (#167700)Ivan Kosarev
2025-11-12[CodeGen] Use MCRegUnit in two more TRI methods (NFC) (#167680)Sergei Barannikov
2025-11-08[TableGen] Use "using" instead of "typedef" (NFC) (#167168)Kazu Hirata
2025-10-04CodeGen: Do not store RegisterClass copy costs as a signed value (#161786)Matt Arsenault
2025-09-04[NFC][TableGen] Use `BitsInit::convertInitializerToInt` in a few places (#156...Rahul Joshi
2025-07-16[TableGen] Add a bitvector of members of CodeGenRegisterClass (#149122)Jay Foad
2025-06-15[TableGen] Use range-based for loops (NFC) (#144283)Kazu Hirata
2025-06-11[X86][BreakFalseDeps] Using reverse order for undef register selection (#137569)Phoebe Wang
2025-05-13[TableGen][CodeGen] Give every leaf register a unique regunit (#139526)Jay Foad
2025-05-12[NFC][TableGen] Use StringRef::str() instead of casting (#139332)Rahul Joshi
2025-04-16[llvm] Use llvm::append_range (NFC) (#135931)Kazu Hirata
2025-03-03[NFC]Make file-local cl::opt global variables static (#126486)chrisPyr
2025-02-17TableGen: Generate reverseComposeSubRegIndices (#127050)Matt Arsenault
2025-02-13TableGen: Add missing consts to CodeGenSubRegIndexMatt Arsenault
2025-01-28[TableGen] Use MCRegister::id() to avoid an implicit conversion from MCRegist...Craig Topper
2025-01-16[TableGen] Use std::pair instead of std::make_pair. NFC. (#123174)Jay Foad
2024-12-13[TableGen] Allow empty terminator in SequenceToOffsetTable (#119751)Sergei Barannikov
2024-12-12CodeGen: Eliminate dynamic relocations in the register superclass tables. (#1...Owen Anderson
2024-12-11Revert "CodeGen: Eliminate dynamic relocations in the register superclass tab...Owen Anderson
2024-12-11CodeGen: Eliminate dynamic relocations in the register superclass tables. (#1...Owen Anderson
2024-11-27Reland "[AArch64] Define high bits of FPR and GPR registers (take 2) (#114827)"Sander de Smalen
2024-11-22Revert "[AArch64] Define high bits of FPR and GPR registers (take 2) (#114827...Vitaly Buka
2024-11-14[AArch64] Define high bits of FPR and GPR registers (take 2) (#114827)Sander de Smalen
2024-10-18[LLVM][TableGen] Change all `Init` pointers to const (#112705)Rahul Joshi
2024-10-04[TableGen] Factor out timer code into a new `TGTimer` class (#111054)Rahul Joshi
2024-09-20[LLVM][TableGen] Change RegisterInfoEmitter to use const RecordKeeper (#109237)Rahul Joshi
2024-09-19[LLVM] Use {} instead of std::nullopt to initialize empty ArrayRef (#109133)Jay Foad
2024-09-18[NFC] Cleanup RegisterInfoEmitter code (#109199)Rahul Joshi
2024-09-18[Target] Use 'unsigned' as the underlying type for the tablegened physical re...Craig Topper
2024-09-15[LLVM][TableGen] Change CodeGenTarget to use const RecordKeeper (#108752)Rahul Joshi
2024-09-09[TableGen] Change SetTheory set/vec to use const Record * (#107692)Rahul Joshi
2024-08-06[X86][RA] Add two address hints for compressible NDD instructions. (#98603)Freddy Ye
2024-06-02[TableGen] Use llvm::unique (NFC) (#94163)Kazu Hirata
2024-05-03[llvm-mca] Teach MCA constant registers do not create dependencies (#89387)Rin Dobrescu
2024-03-27[Target][RISCV] Add HwMode support to subregister index size/offset. (#86368)Craig Topper
2024-03-25[RFC][TableGen] Restructure TableGen Source (#80847)Pierre van Houtryve
2024-03-22[Target] Move SubRegIdxRanges from MCSubtargetInfo to TargetInfo. (#86245)Craig Topper
2024-03-10Add llvm::min/max_element and use it in llvm/ and mlir/ directories. (#84678)Justin Lebar
2024-02-09[NFC] clang-format utils/TableGen (#80973)Pierre van Houtryve
2024-01-30[AMDGPU] Speed up SIRegisterInfo::getReservedRegs (#79844)Jay Foad
2024-01-25[llvm] Move CodeGenTypes library to its own directory (#79444)Nico Weber
2023-08-21Move VTList pointer out of RegClassInfosBenjamin Kramer
2023-08-14[CodeGen] Set regunitmasks for leaf regs to all instead of noneJay Foad
2023-08-03[TableGen][NFC] Refine obtaining qualified register class ids.Ivan Kosarev
2023-07-27[TableGen][RegisterInfoEmitter] Make entries of base register class tables hu...Ivan Kosarev
2023-07-05[RISCV][TableGen] Remove f32 from XLenFVT for RV32.Craig Topper
generated by cgit v1.2.3 (git 2.25.1) at 2026-06-02 15:05:08 +0000