summaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/TargetRegisterInfo.cpp
AgeCommit message (Expand)Author
2019-08-01Finish moving TargetRegisterInfo::isVirtualRegister() and friends to llvm::Re...Daniel Sanders
2019-07-31Reland "[DwarfDebug] Dump call site debug info"Djordje Todorovic
2019-07-12Revert "[DwarfDebug] Dump call site debug info"Djordje Todorovic
2019-07-09[DwarfDebug] Dump call site debug infoDjordje Todorovic
2019-03-11[RegAlloc] Avoid compile time regression with multiple copy hints.Jonas Paulsson
2019-01-19Update the file headers across all of the LLVM projects in the monorepoChandler Carruth
2018-05-14Rename DEBUG macro to LLVM_DEBUG.Nicola Zaghen
2018-05-01Remove \brief commands from doxygen comments.Adrian Prantl
2018-04-30IWYU for llvm-config.h in llvm, additions.Nico Weber
2018-03-30[MIR] Adding support for Named Virtual Registers in MIR.Puyan Lotfi
2018-03-23Fix layering of MachineValueType.h by moving it from CodeGen to SupportDavid Blaikie
2018-03-23Re-commit: [MachineLICM] Add functions to MachineLICM to hoist invariant storesZaara Syeda
2018-03-19Revert [MachineLICM] This reverts commit rL327856Zaara Syeda
2018-03-19[MachineLICM] Add functions to MachineLICM to hoist invariant storesZaara Syeda
2018-02-02[GISel][NFC]: Move RegisterBankInfo::getSizeInBits into TargetRegisterInfo.Aditya Nandakumar
2018-01-31Followup on Proposal to move MIR physical register namespace to '$' sigil.Puyan Lotfi
2017-12-15MachineFunction: Return reference from getFunction(); NFCMatthias Braun
2017-12-07[CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.Francis Visoiu Mistrih
2017-12-05[Regalloc] Generate and store multiple regalloc hints.Jonas Paulsson
2017-11-30[CodeGen] Always use `printReg` to print registers in both MIR and debugFrancis Visoiu Mistrih
2017-11-30[CodeGen] Print "%vreg0" as "%0" in both MIR and debug outputFrancis Visoiu Mistrih
2017-11-28[CodeGen] Print register names in lowercase in both MIR and debug outputFrancis Visoiu Mistrih
2017-11-28[CodeGen] Rename functions PrintReg* to printReg*Francis Visoiu Mistrih
2017-11-17Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie
2017-11-10[RegAlloc, SystemZ] Increase number of LOCRs by passing "hard" regalloc hints.Jonas Paulsson
2017-11-03Move TargetFrameLowering.h to CodeGen where it's implementedDavid Blaikie
2017-10-15Reverting r315590; it did not include changes for llvm-tblgen, which is causi...Aaron Ballman
2017-10-12[dump] Remove NDEBUG from test to enable dump methods [NFC]Don Hinton
2017-09-14TableGen support for parameterized register class informationKrzysztof Parzyszek
2017-06-19[Target] Fix some Clang-tidy modernize-use-using and Include What You Use war...Eugene Zelenko
2017-06-06Sort the remaining #include lines in include/... and lib/....Chandler Carruth
2017-05-17BitVector: add iterators for set bitsFrancis Visoiu Mistrih
2017-04-24Move value type list from TargetRegisterClass to TargetRegisterInfoKrzysztof Parzyszek
2017-04-24Revert r301231: Accidentally committed stale filesKrzysztof Parzyszek
2017-04-24Move value type list from TargetRegisterClass to TargetRegisterInfoKrzysztof Parzyszek
2017-04-24Move size and alignment information of regclass to TargetRegisterInfoKrzysztof Parzyszek
2017-02-24Revert "Correct register pressure calculation in presence of subregs"Stanislav Mekhanoshin
2017-02-23Correct register pressure calculation in presence of subregsStanislav Mekhanoshin
2017-01-28Cleanup dump() functions.Matthias Braun
2017-01-25Add iterator_range<regclass_iterator> to {Target,MC}RegisterInfo, NFCKrzysztof Parzyszek
2016-12-15Extract LaneBitmask into a separate typeKrzysztof Parzyszek
2016-11-30Clarify rules for reserved regs, fix aarch64 ones.Matthias Braun
2016-08-11Use the range variant of find instead of unpacking begin/endDavid Majnemer
2016-07-28MachineFunction: Return reference for getFrameInfo(); NFCMatthias Braun
2016-04-08[TargetRegisterInfo] Re-apply r265734.Quentin Colombet
2016-04-08Revert "[TargetRegisterInfo] Refactor the code to use BitMaskClassIterator."Quentin Colombet
2016-04-07[TargetRegisterInfo] Refactor the code to use BitMaskClassIterator.Quentin Colombet
2016-04-04ARM, AArch64, X86: Check preserved registers for tail calls.Matthias Braun
2015-12-04raw_ostream: << operator for callables with raw_ostream argumentMatthias Braun
2015-12-03Revert "raw_ostream: << operator for callables with raw_stream argument"Matthias Braun
generated by cgit v1.2.3 (git 2.25.1) at 2026-06-07 15:23:46 +0000