summaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/MIR/AMDGPU/machine-function-info-long-branch-reg-debug.ll
diff options
context:
space:
mode:
authortyb0807 <sontuan.vu119@gmail.com>2025-11-22 14:03:14 -0800
committerGitHub <noreply@github.com>2025-11-22 14:03:14 -0800
commit29d1e1857d445ca9a6e60c69fe2e1e5b30767e62 (patch)
treee4081d5f250ef763901b4e79401cd81e452125ab /llvm/test/CodeGen/MIR/AMDGPU/machine-function-info-long-branch-reg-debug.ll
parentebb0c9c559b5809be491aa71cbe8235611081194 (diff)
[AMDGPU] Enable serializing of allocated preload kernarg SGPRs info (#168374)
- Support serialization of the number of allocated preload kernarg SGPRs - Support serialization of the first preload kernarg SGPR allocated Together they enable reconstructing correctly MIR with preload kernarg SGPRs.
Diffstat (limited to 'llvm/test/CodeGen/MIR/AMDGPU/machine-function-info-long-branch-reg-debug.ll')
-rw-r--r--llvm/test/CodeGen/MIR/AMDGPU/machine-function-info-long-branch-reg-debug.ll1
1 files changed, 1 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/MIR/AMDGPU/machine-function-info-long-branch-reg-debug.ll b/llvm/test/CodeGen/MIR/AMDGPU/machine-function-info-long-branch-reg-debug.ll
index 55598ec70d95..2d820102e870 100644
--- a/llvm/test/CodeGen/MIR/AMDGPU/machine-function-info-long-branch-reg-debug.ll
+++ b/llvm/test/CodeGen/MIR/AMDGPU/machine-function-info-long-branch-reg-debug.ll
@@ -48,6 +48,7 @@
; CHECK-NEXT: hasInitWholeWave: false
; CHECK-NEXT: dynamicVGPRBlockSize: 0
; CHECK-NEXT: scratchReservedForDynamicVGPRs: 0
+; CHECK-NEXT: numKernargPreloadSGPRs: 0
; CHECK-NEXT: isWholeWaveFunction: false
; CHECK-NEXT: body:
define amdgpu_kernel void @uniform_long_forward_branch_debug(ptr addrspace(1) %arg, i32 %arg1) #0 !dbg !5 {