summaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/Generic
diff options
context:
space:
mode:
authorJonas Paulsson <paulson1@linux.ibm.com>2024-08-05 11:50:05 +0200
committerGitHub <noreply@github.com>2024-08-05 11:50:05 +0200
commitf231d3dab3da9966621ed4e72847f1292db54ede (patch)
treee2c282c66ef9e0dc3d8b4c34942ab98935f215ad /llvm/test/CodeGen/Generic
parentd808f15828d0685fb65f140c49d6f7e7142d2503 (diff)
Fix some X86 tests (#101944)
extractelement-shuffle.ll: Test for bugfix in DAGCombiner, moved to Generic. 2010-07-06-DbgCrash.ll and 2006-10-02-BoolRetCrash.ll: Bugfixes in X86, run tests with X86 backend.
Diffstat (limited to 'llvm/test/CodeGen/Generic')
-rw-r--r--llvm/test/CodeGen/Generic/extractelement-shuffle.ll13
1 files changed, 13 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/Generic/extractelement-shuffle.ll b/llvm/test/CodeGen/Generic/extractelement-shuffle.ll
new file mode 100644
index 000000000000..d1ba9a845800
--- /dev/null
+++ b/llvm/test/CodeGen/Generic/extractelement-shuffle.ll
@@ -0,0 +1,13 @@
+; RUN: llc < %s
+
+; Examples that exhibits a bug in DAGCombine. The case is triggered by the
+; following program. The bug is DAGCombine assumes that the bit convert
+; preserves the number of elements so the optimization code tries to read
+; through the 3rd mask element, which doesn't exist.
+define i32 @update(<2 x i64> %val1, <2 x i64> %val2) nounwind readnone {
+entry:
+ %shuf = shufflevector <2 x i64> %val1, <2 x i64> %val2, <2 x i32> <i32 0, i32 3>
+ %bit = bitcast <2 x i64> %shuf to <4 x i32>
+ %res = extractelement <4 x i32> %bit, i32 3
+ ret i32 %res
+}