summaryrefslogtreecommitdiff
path: root/llvm/lib/Bitcode/Reader/BitcodeReader.cpp
diff options
context:
space:
mode:
authorTim Northover <tnorthover@apple.com>2014-05-16 09:41:08 +0000
committerTim Northover <tnorthover@apple.com>2014-05-16 09:41:08 +0000
commit5763670b09d0bdeb897d8ff14ea7b547ada4ae8f (patch)
treea3982e9b38e68bf6cfe628369ae8f26b34e45cef /llvm/lib/Bitcode/Reader/BitcodeReader.cpp
parent106ac4830ee02bff84aa718bbb3ad0698df192e2 (diff)
ARM64: give TST aliases priority over ANDS.
If an ANDS instruction has Rd == ZR it should be printed as TST since its only effect is on the flags register NZCV. This will be tested when the TableGen "should I print this Alias" heuristic is fixed (very soon). llvm-svn: 208959
Diffstat (limited to 'llvm/lib/Bitcode/Reader/BitcodeReader.cpp')
0 files changed, 0 insertions, 0 deletions