summaryrefslogtreecommitdiff
path: root/llvm/lib/Bitcode/Reader/BitcodeReader.cpp
diff options
context:
space:
mode:
authorStephen Neuendorffer <stephen.neuendorffer@xilinx.com>2021-04-13 12:34:28 -0700
committerStephen Neuendorffer <stephen.neuendorffer@xilinx.com>2021-05-19 10:50:48 -0700
commit29a50c5864ddab283c1ff38694fb5926ce37b39a (patch)
tree08ee4a6029a87754ccfeab84f988982cbd17295d /llvm/lib/Bitcode/Reader/BitcodeReader.cpp
parente4274cfe06fe48ed8f0c9f965c8b519e30433bf8 (diff)
[MLIR] Update Vector To LLVM conversion to be aware of assume_alignment
vector.transfer_read and vector.transfer_write operations are converted to llvm intrinsics with specific alignment information, however there doesn't seem to be a way in llvm to take information from llvm.assume intrinsics and change this alignment information. In any event, due the to the structure of the llvm.assume instrinsic, applying this information at the llvm level is more cumbersome. Instead, let's generate the masked vector load and store instrinsic with the right alignment information from MLIR in the first place. Since we're bothering to do this, lets just emit the proper alignment for loads, stores, scatter, and gather ops too. Differential Revision: https://reviews.llvm.org/D100444
Diffstat (limited to 'llvm/lib/Bitcode/Reader/BitcodeReader.cpp')
0 files changed, 0 insertions, 0 deletions