summaryrefslogtreecommitdiff
path: root/lldb/test/API/python_api/global_module_cache/TestGlobalModuleCache.py
diff options
context:
space:
mode:
authorPhilip Reames <preames@rivosinc.com>2023-12-14 07:36:07 -0800
committerGitHub <noreply@github.com>2023-12-14 07:36:07 -0800
commit46d1f308824909b550b042c926a9c1e974cf2454 (patch)
tree1eee7e3a33032c0a4315a38c7997b440c8ecb3ce /lldb/test/API/python_api/global_module_cache/TestGlobalModuleCache.py
parent3c423722cfd75bf293e42001145fe9ebad53c522 (diff)
[RISCV][InsertSETVTLI] Handle large immediates in backwards walk (#75409)
When doing our backwards walk, we were not handling the case where the AVL was defined by a register whose definition was an ADDI xN, x0, <imm>. Doing so (as we already do in the forward pass) allows us to prune a few more transitions.
Diffstat (limited to 'lldb/test/API/python_api/global_module_cache/TestGlobalModuleCache.py')
0 files changed, 0 insertions, 0 deletions