diff options
| author | Craig Topper <craig.topper@sifive.com> | 2022-07-17 11:00:54 -0700 |
|---|---|---|
| committer | Craig Topper <craig.topper@sifive.com> | 2022-07-17 11:00:56 -0700 |
| commit | 8cc483099a0431f3dc8181b4af0f5aeba1b97ba9 (patch) | |
| tree | 6afde35a2c63e230529911b8ba7878aedd7948ad /lldb/source/Plugins/ScriptInterpreter/Python/ScriptInterpreterPython.cpp | |
| parent | 73f766ca9a08d570c5831b815902189aa5568f78 (diff) | |
[RISCV] Teach RISCVCodeGenPrepare to optimize (i64 (and (zext/sext (i32 X), C1)))
If X is known positive by a dominating condition, we can fill in
ones into the upper bits of C1 if that would allow it to become an
simm12 allowing the use of ANDI.
This pattern often occurs in unrolled loops where the induction
variable has been widened.
To get the best benefit from this, I had to move the pass above
ConstantHoisting which is in addIRPasses. Otherwise the AND constant
is often hoisted away from the AND.
Reviewed By: asb
Differential Revision: https://reviews.llvm.org/D129888
Diffstat (limited to 'lldb/source/Plugins/ScriptInterpreter/Python/ScriptInterpreterPython.cpp')
0 files changed, 0 insertions, 0 deletions