diff options
| author | Craig Topper <craig.topper@sifive.com> | 2020-12-08 09:55:27 -0800 |
|---|---|---|
| committer | Craig Topper <craig.topper@sifive.com> | 2020-12-08 10:23:37 -0800 |
| commit | 3e86fbc97189366866aac4286fb9c412c1fb526c (patch) | |
| tree | 0d9ad7e0ab82f0889aecc17df11fb4a1583035bb /lldb/source/Plugins/ScriptInterpreter/Python/ScriptInterpreterPython.cpp | |
| parent | 1821265db681cd2289fce9331e3aed26bdf814e3 (diff) | |
[RISCV] Replace custom isel code for RISCVISD::READ_CYCLE_WIDE with isel pattern
This node returns 2 results and uses a chain. As long as we use a DAG as part of the pseudo instruction definition where we can use the "set" operator, it looks like tablegen can handle use a pattern for this without a problem. I believe the original implementation was copied from PowerPC.
This also fixes the pseudo instruction so that it is marked as having side effects to match the definition of CSRRS and the RV64 instruction. And we don't need to explicitly clear mayLoad/mayStore since those can be inferred now.
Differential Revision: https://reviews.llvm.org/D92786
Diffstat (limited to 'lldb/source/Plugins/ScriptInterpreter/Python/ScriptInterpreterPython.cpp')
0 files changed, 0 insertions, 0 deletions