summaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/ARM/ParallelDSP
AgeCommit message (Expand)Author
2023-12-05[Tests] Add disjoint flag to some tests (NFC)Nikita Popov
2023-10-09Revert "[CodeGen] Really renumber slot indexes before register allocation (#6...Jay Foad
2023-10-09[CodeGen] Really renumber slot indexes before register allocation (#67038)Jay Foad
2023-05-25[CodeGen][ShrinkWrap] Enable PostShrinkWrap by defaultsgokhale
2023-05-08Revert "[CodeGen][ShrinkWrap] Split restore point"Alan Zhao
2023-05-08[CodeGen][ShrinkWrap] Split restore pointsgokhale
2023-04-13[ARM] Replace some uses of -mcpu=cortex-m33 with architectures features. NFCDavid Green
2023-04-13Revert "[CodeGen][ShrinkWrap] Split restore point"sgokhale
2023-04-11[CodeGen][ShrinkWrap] Split restore pointsgokhale
2022-12-21[ARM] Convert some tests to opaque pointers (NFC)Nikita Popov
2022-12-21[ARM] Regenerate test checks (NFC)Nikita Popov
2022-12-19[ARM] Convert some tests to opaque pointers (NFC)Nikita Popov
2022-10-29[test] Remove readonly from some parameters that are written through in tests.Patrick Walton
2022-06-09[ARM][ParallelDSP] Fix self reference bugSam Parker
2021-11-21[ARM][ParallelDSP] Regenerate complex_dot_prod.ll testSimon Pilgrim
2021-09-15autogen a test for ease of updatePhilip Reames
2021-01-18[ARM] Update test target triple. NFCDavid Green
2021-01-16[ARM] Align blocks that are not fallthough targetsDavid Green
2020-12-08[NFC] Chec[^k] -> CheckDavid Green
2020-11-14[ARM] Remove more unused check prefixes, NFCDavid Green
2020-11-09[llvm][AArch64] Simplify (and (sign_extend..) #bitmask).Francesco Petrogalli
2020-05-14Infer alignment of unmarked loads in IR/bitcode parsing.Eli Friedman
2020-04-21[ARM][ParallelDSP] Handle squaring multipliesSam Parker
2019-10-16[ARM][ParallelDSP] Change smlad insertion orderSam Parker
2019-10-11[TableGen] Fix a bug that MCSchedClassDesc is interfered between different Sc...QingShan Zhang
2019-09-29[ARM] Cortex-M4 schedule additionsDavid Green
2019-09-11[NFC][ARM] Add and modify testsSam Parker
2019-09-09[ARM][ParallelDSP] Fix for sext inputSam Parker
2019-09-04[ARM][ParallelDSP] SExt mul for accumulationSam Parker
2019-08-28[ARM][ParallelDSP] Change search for mulsSam Parker
2019-08-21Revert r367389 (and follow-up r368404); it caused PR43073.Nico Weber
2019-08-09[ARM][ParallelDSP] Replace SExt usesSam Parker
2019-07-31[ARM][ParallelDSP] Convert to function passSam Parker
2019-07-26[TargetLowering] SimplifyMultipleUseDemandedBits - add SIGN_EXTEND_INREG supp...Simon Pilgrim
2019-07-26[ARM][ParallelDSP] Regenerate multi-use-loads.ll test checksSimon Pilgrim
2019-07-24[ARM][ParallelDSP] Fix pointer operand reorderingSam Parker
2019-07-11[ARM][ParallelDSP] Change the search for smladsSam Parker
2019-05-15[ARM] Cortex-M4 scheduleDavid Green
2019-05-13[ARM][ParallelDSP] Relax alias checksSam Parker
2019-03-15[ARM] Remove EarlyCSE from backendSam Parker
2019-03-15[ARM][ParallelDSP] Disable for big-endianSam Parker
2019-03-14[NFC][ARM] Update testSam Parker
2019-03-14[ARM][ParallelDSP] Enable multiple uses of loadsSam Parker
2019-03-12[ARM][NFC] Move smlad testsSam Parker
2018-10-18Revert r344693 ("[ARM] bottom-top mul support in ARMParallelDSP")Eli Friedman
2018-10-17[ARM] bottom-top mul support in ARMParallelDSPSam Parker
generated by cgit v1.2.3 (git 2.25.1) at 2026-08-27 20:53:49 +0000