summaryrefslogtreecommitdiff
path: root/llvm/lib/TargetParser/RISCVTargetParser.cpp
AgeCommit message (Expand)Author
2025-08-28[RISCV] Implement MC support for Zvfbfa extension (#151106)Jim Lin
2025-06-12[RISCV] Get host CPU name via hwprobe (#142745)Pengcheng Wang
2025-05-21[RISCV] Add MC layer support for XSfmm*. (#133031)Craig Topper
2025-04-14[RISCV][NFC] Use bitmasks generated by TableGenPengcheng Wang
2025-02-18[RISCV] Move the RISCVII namespaced enums into RISCVVType namespace in RISCVT...Craig Topper
2024-11-22[RISCV] Support __builtin_cpu_isPengcheng Wang
2024-11-22[RISCV] Add mvendorid/marchid/mimpid to CPU definitions (#116202)Pengcheng Wang
2024-11-22Revert "[RISCV] Add mvendorid/marchid/mimpid to CPU definitions (#116202)" chainMikhail Goncharov
2024-11-22[RISCV] Rename variable CPUModel to ModelWang Pengcheng
2024-11-22[RISCV] Support __builtin_cpu_isPengcheng Wang
2024-11-22[RISCV] Add mvendorid/marchid/mimpid to CPU definitions (#116202)Pengcheng Wang
2024-11-20[TargetParser] Remove unused includes (NFC) (#116929)Kazu Hirata
2024-07-22[RISCV] Remove unused function (NFC)Jie Fu
2024-07-22[RISCV] Add groupid/bitmask for RISC-V extension (#94440)Piyou Chen
2024-07-14[RISCV] Add -m[no-]scalar-strict-align and -m[no-]vector-strict-align. (#95024)Craig Topper
2024-04-23[RISCV] Split code that tablegen needs out of RISCVISAInfo. (#89684)Craig Topper
2024-03-06[RISCV] Move RISCVVType namespace to TargetParser (#83222)Wang Pengcheng
2024-03-01[RISCV] Add getFeaturesForCPU function support (#83269)Brandon Wu
2023-11-08[RISCV][Clang][TargetParser] Support getting feature unaligned-scalar-mem fro...Yeting Kuo
2023-05-01[RISCV] Don't store CPUKind in CPUInfo. NFCCraig Topper
2023-05-01[RISCV] Remove INVALID from the list of CPUs in RISCVTargetParser. NFCCraig Topper
2023-05-01[RISCV] Remove or simplify some StringSwitches in RISCVTargetParser.cpp. NFCCraig Topper
2023-05-01[RISCV] Merge RISCV::parseCPUKind and RISCV::checkCPUKind.Craig Topper
2023-04-12[CodeGen][RISCV] Change Shadow Call Stack Register to X3Paul Kirth
2023-04-11[RISCV] Remove getCPUFeaturesExceptStdExt.Craig Topper
2023-03-27[RISCV] Replace RISCV -> RISC-V in comments. NFCCraig Topper
2023-03-14[RISCV] Reserve X18 by default for AndroidAdityaK
2023-02-05[RISCV] Default to -ffixed-x18 for FuchsiaRoland McGrath
2023-01-20[RISCV] Remove Features from CPUInfo in RISCVTargetParser.Craig Topper
2023-01-11[TargetParser] Generate the defs for RISCV CPUs using llvm-tblgen.Francesco Petrogalli
2023-01-11Revert "[TargetParser] Generate the defs for RISCV CPUs using llvm-tblgen."Francesco Petrogalli
2023-01-11[TargetParser] Generate the defs for RISCV CPUs using llvm-tblgen.Francesco Petrogalli
generated by cgit v1.2.3 (git 2.25.1) at 2026-06-01 19:25:16 +0000