summaryrefslogtreecommitdiff
path: root/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
AgeCommit message (Expand)Author
2019-06-27[ARM] Make coprocessor number restrictions consistent.Simon Tatham
2019-06-27[ARM] Tighten restrictions on use of SP in v8.1-M CSEL.Simon Tatham
2019-06-25[ARM] Add remaining miscellaneous MVE instructions.Simon Tatham
2019-06-25[ARM] Add MVE vector load/store instructions.Simon Tatham
2019-06-24[ARM] Add MVE interleaving load/store family.Simon Tatham
2019-06-21Fix MSVC "result of 32-bit shift implicitly converted to 64 bits" warning. NFCI.Simon Pilgrim
2019-06-21[ARM] Add MVE 64-bit GPR <-> vector move instructions.Simon Tatham
2019-06-21[ARM] Add MVE vector instructions that take a scalar input.Simon Tatham
2019-06-21[ARM] Add a batch of similarly encoded MVE instructions.Simon Tatham
2019-06-21[ARM] Fix -Wimplicit-fallthrough after D62675Fangrui Song
2019-06-21[ARM] Add MVE vector compare instructions.Simon Tatham
2019-06-21[ARM] Add a batch of MVE floating-point instructions.Simon Tatham
2019-06-20[ARM] Add a batch of MVE integer instructions.Simon Tatham
2019-06-20[llvm-objdump] Switch between ARM/Thumb based on mapping symbols.Eli Friedman
2019-06-19[ARM] Add MVE vector bit-operations (register inputs).Simon Tatham
2019-06-18[ARM] Rename MVE instructions in Tablegen for consistency.Simon Tatham
2019-06-13[ARM] Set up infrastructure for MVE vector instructions.Simon Tatham
2019-06-13[ARM] Refactor handling of IT mask operands.Simon Tatham
2019-06-11[ARM] First MVE instructions: scalar shifts.Mikhail Maltsev
2019-06-11[ARM] Add the non-MVE instructions in Arm v8.1-M.Simon Tatham
2019-06-11Revert CMake: Make most target symbols hidden by defaultTom Stellard
2019-06-10CMake: Make most target symbols hidden by defaultTom Stellard
2019-06-10Revert rL362953 and its followup rL362955.Simon Tatham
2019-06-10[ARM] Add the non-MVE instructions in Arm v8.1-M.Simon Tatham
2019-05-28[ARM] Replace fp-only-sp and d16 with fp64 and d32.Simon Tatham
2019-05-14[ARM] Create a TargetInfo header. NFCRichard Trieu
2019-04-23ARM: disallow add/sub to sp unless Rn is also sp.Tim Northover
2019-03-08[ARM][FIX] Fix vfmal.f16 and vfmsl.f16 operandDiogo N. Sampaio
2019-02-25[ARM] Make fullfp16 instructions not conditionalisable.Simon Tatham
2019-01-19Update the file headers across all of the LLVM projects in the monorepoChandler Carruth
2018-07-30Remove trailing spaceFangrui Song
2018-06-26ARM: correctly decode VFP instructions following unpredictable t2ITTim Northover
2018-06-26ARM: diagnose unpredictable IT instructionsTim Northover
2018-03-06[ARM]Decoding MSR with unpredictable destination register causes an assertSimi Pallipurath
2018-02-08[ARM] Re-commit r324600 with fixed LLVMBuild.txtOliver Stannard
2018-02-08Revert r324600 as it breaks a buildbotOliver Stannard
2018-02-08[ARM] Fix disassembly of invalid banked register movesOliver Stannard
2018-01-26[ARM] Armv8.2-A FP16 code generation (part 1/3)Sjoerd Meijer
2017-12-19Silence a bunch of implicit fallthrough warningsAdrian Prantl
2017-10-18[ARM] Fix disassembly for conditional VMRS and VMSR instructions in ARM modeAndre Vieira
2017-09-29[ARM] v8.3-a complex number supportSam Parker
2017-09-22[ARM] Fix assembly and disassembly for VMRS/VMSRAndre Vieira
2017-09-20[ARM] Fix some Clang-tidy modernize-use-using and Include What You Use warnin...Eugene Zelenko
2017-08-11[ARM] Assembler support for the ARMv8.2a dot product instructionsSjoerd Meijer
2017-08-08Revert "[ARM] Fix assembly and disassembly for VMRS/VMSR"Tim Northover
2017-08-07[ARM] Fix assembly and disassembly for VMRS/VMSRAndre Vieira
2017-06-29[llvm-objdump] Handle invalid instruction gracefully on ARMEugene Leviant
2017-06-06Sort the remaining #include lines in include/... and lib/....Chandler Carruth
2017-03-13ARMDisassembler: loop over ARM decode tablesSjoerd Meijer
2017-01-27[ARM] Fix some Clang-tidy modernize and Include What You Use warnings; other ...Eugene Zelenko
generated by cgit v1.2.3 (git 2.25.1) at 2026-10-24 19:46:23 +0000