summaryrefslogtreecommitdiff
path: root/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp
AgeCommit message (Expand)Author
2025-09-03[AMDGPU] si-peephole-sdwa: reuse getOne{NonDBGUse,Def} (NFC) (#156455)Frederik Harwath
2025-06-26[AMDGPU][MC] Allow opsel for v_max_i16 etc in GFX10 (#143982)Jun Wang
2025-05-26[AMDGPU] si-peephole-sdwa: Remove dead code from createSDWAversion (#141462)Frederik Harwath
2025-05-26[AMDGPU] si-peephole-sdwa: Disable V_CNDMASK_B32 conversion with sext (#140760)Frederik Harwath
2025-05-14[AMDGPU] si-peephole-sdwa: Fix cndmask vcc use for wave32 (#139541)Frederik Harwath
2025-05-05[AMDGPU] Fix a warningKazu Hirata
2025-05-05[AMDGPU] SIPeepholeSDWA: Handle V_CNDMASK_B32_e64 (#137930)Frederik Harwath
2025-03-03[AMDGPU] Account for existing SDWA selections (#123221)Frederik Harwath
2025-01-24[AMDGPU] SIPeepholeSDWA: Disable on existing SDWA instructions (#124131)Frederik Harwath
2025-01-23Revert "[AMDGPU] SIPeepholeSDWA: Disable on existing SDWA instructions (#1239...Nico Weber
2025-01-23[AMDGPU] SIPeepholeSDWA: Disable on existing SDWA instructions (#123942)Frederik Harwath
2024-10-03[AMDGPU] Qualify auto. NFC. (#110878)Jay Foad
2024-09-11[AMDGPU][NewPM] Port SIPeepholeSDWA pass to NPM (#107049)Akshat Oke
2024-07-17[AMDGPU] clang-tidy: no else after return etc. NFC. (#99298)Jay Foad
2024-07-01[AMDGPU] Reset kill flags for multiple uses of SDWAInst OpsJeffrey Byrnes
2024-06-14[AMDGPU] Adding multiple use analysis to SIPeepholeSDWA (#94800)Brian Favela
2024-03-06[AMDGPU] Don't form sext/abs/neg fp8 cvt (#83843)Pierre van Houtryve
2024-02-28[AMDGPU] Fix SDWA 'preserve' transformation for instructions in different bas...Valery Pykhtin
2023-10-19[AMDGPU] PeepholeSDWA: Don't assume inst srcs are registers (#69576)Pierre van Houtryve
2023-06-11[NFC] Replace ;; with ;David Green
2023-02-07[CodeGen] Make more use of MachineOperand::getOperandNo. NFC.Jay Foad
2023-01-23[MC] Make more use of MCInstrDesc::operands. NFC.Jay Foad
2022-12-14[AMDGPU] Stop using make_pair and make_tuple. NFC.Jay Foad
2022-12-13[CodeGen] llvm::Optional => std::optionalFangrui Song
2022-12-02[Target] Use std::nullopt instead of None (NFC)Kazu Hirata
2022-11-25[AMDGPU] Use std::optional in SIPeepholeSDWA.cpp (NFC)Kazu Hirata
2022-11-17Handling ADD|SUB U64 decomposed Pseudos not getting lowered to SDWA formYashwant Singh
2022-11-08[AMDGPU] Add & use `hasNamedOperand`, NFCPierre van Houtryve
2022-02-18[AMDGPU][NFC] Fix typosSebastian Neubauer
2021-12-01[AMDGPU] Add a regclass flag for scalar registersChristudasan Devadasan
2021-11-26[AMDGPU] Make vector superclasses allocatableChristudasan Devadasan
2021-11-12[AMDGPU][NFC] Fix typosNeubauer, Sebastian
2021-01-20[NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargetsdfukalov
2021-01-12[AMDGPU] Add _e64 suffix to VOP3 InstsJoe Nash
2021-01-07[NFC][AMDGPU] Reduce include files dependency.dfukalov
2020-08-20[AMDGPU] Remove uses of Register::isPhysicalRegister/isVirtualRegisterJay Foad
2020-08-13[AMDGPU] Inhibit SDWA if target instruction has FIStanislav Mekhanoshin
2020-07-16AMDGPU: Rename add/sub with carry out instructionsMatt Arsenault
2020-05-27AMDGPU: Fix dropping MI flags when rewriting instructionsMatt Arsenault
2020-02-12Fix unused function warning (PR44808)Hans Wennborg
2019-12-02AMDGPU: Fixed indeterminate map iteration in SIPeepholeSDWATim Renouf
2019-08-15Apply llvm-prefer-register-over-unsigned from clang-tidy to LLVMDaniel Sanders
2019-08-15[llvm] Migrate llvm::make_unique to std::make_uniqueJonas Devlieghere
2019-08-01Finish moving TargetRegisterInfo::isVirtualRegister() and friends to llvm::Re...Daniel Sanders
2019-06-16[AMDGPU] gfx10 conditional registers handlingStanislav Mekhanoshin
2019-05-04[AMDGPU] gfx1010: use fmac instructionsStanislav Mekhanoshin
2019-03-13[AMDGPU] Silence gcc 7 warningsStanislav Mekhanoshin
2019-01-19Update the file headers across all of the LLVM projects in the monorepoChandler Carruth
2018-12-03[AMDGPU] Add sdwa support for ADD|SUB U64 decomposed PseudosRon Lieberman
2018-07-11AMDGPU: Refactor Subtarget classesTom Stellard