summaryrefslogtreecommitdiff
path: root/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
AgeCommit message (Expand)Author
2025-06-23AMDGPU: Avoid report_fatal_error on ds ordered intrinsics (#145202)Matt Arsenault
2025-06-19AMDGPU/GFX12: Fix s_barrier_signal_isfirst for single-wave workgroups (#143634)Nicolai Hähnle
2025-05-28Warn on misuse of DiagnosticInfo classes that hold Twines (#137397)Justin Bogner
2025-05-19[AMDGPU] Add a new amdgcn.load.to.lds intrinsic (#137425)Krzysztof Drewniak
2025-05-05AMDGPU: Fix -Wextra (#138539)Matt Arsenault
2025-05-05[AMDGPU] Support arbitrary types in amdgcn.dead (#134841)Diana Picus
2025-04-24[AMDGPU] Use variadic isa<>. NFC. (#137016)Jay Foad
2025-04-17Revert "[AMDGPU] Implement vop3p complex pattern optmization for gisel" (#136...Shoreshen
2025-04-18[AMDGPU] Implement vop3p complex pattern optmization for gisel (#130234)Shoreshen
2025-04-02[AMDGPU] Use a target feature to enable __builtin_amdgcn_global_load_lds on g...Juan Manuel Martinez Caamaño
2025-03-29[GlobalISel][NFC] Rename GISelKnownBits to GISelValueTracking (#133466)Tim Gymnich
2025-03-19[AMDGPU] Support image_bvh8_intersect_ray instruction and intrinsic. (#130041)Mariusz Sikora
2025-03-19[AMDGPU] Add intrinsic and MI for image_bvh_dual_intersect_ray (#130038)Mariusz Sikora
2025-03-17[AMDGPU] Add intrinsics and MIs for ds_bvh_stack_* (#130007)Mariusz Sikora
2025-03-13[AMDGPU][True16][CodeGen] gisel true16 for ICMP (#128913)Brox Chen
2025-03-06[AMDGPU][NFC] Update name for BVH Intersect Ray (#130036)Mariusz Sikora
2025-03-04[AMDGPU] Remove unused s_barrier_{init,join,leave} instructions (#129548)Mariusz Sikora
2025-03-03[AMDGPU] Simplify conditional expressions. NFC. (#129228)Jay Foad
2025-02-21[AMDGPU][True16][CodeGen] build_vector pattern in true16 (#118904)Brox Chen
2025-02-20[AMDGPU] Add llvm.amdgcn.dead intrinsic (#123190)Diana Picus
2025-02-19[AMDGPU] Replace gfx940 and gfx941 with gfx942 in llvm (#126763)Fabian Ritter
2025-01-30[AMDGPU][True16][CodeGen] true16 codegen for icmp and is_fpclass (#124757)Brox Chen
2025-01-24AMDGPU/GlobalISel: AMDGPURegBankLegalize (#112864)Petar Avramovic
2025-01-10[AMDGPU] Remove s_wakeup_barrier instruction (#122277)Mirko Brkušanin
2025-01-10[AMDGPU] Allow selection of BITOP3 for some 2 opcodes and B32 cases (#122267)Jakub Chlanda
2025-01-03[AMDGPU][True16][MC] disable incorrect VOPC t16 instruction (#120271)Brox Chen
2024-11-30AMDGPU/GlobalISel: Do not try to form v_bitop3_b32 for SGPR results (#117940)Matt Arsenault
2024-11-27AMDGPU: Match and Select BITOP3 on gfx950 (#117843)Matt Arsenault
2024-11-26AMDGPU: Builtins & Codegen support for v_cvt_scale_fp4<->f32 for gfx950 (#117...Matt Arsenault
2024-11-26AMDGPU: Builtins & Codegen support for v_cvt_scalef32_pk_f32_{fp8|bf8} for gf...Matt Arsenault
2024-11-26AMDGPU: Builtins & Codegen support for v_cvt_scalef32_pk_{fp8|bf8}_f32 for gf...Matt Arsenault
2024-11-26AMDGPU: Builtins & Codegen support for: v_cvt_scalef32_[f16|f32]_[bf8|fp8] (#...Matt Arsenault
2024-11-26[AMDGPU] Optimize out s_barrier_signal/_wait (#116993)Piotr Sobczak
2024-11-22AMDGPU: Add v_permlane16_swap_b32 and v_permlane32_swap_b32 for gfx950 (#117260)Matt Arsenault
2024-11-22AMDGPU: Add v_smfmac_f32_32x32x64_fp8_fp8 for gfx950 (#117259)Matt Arsenault
2024-11-22AMDGPU: Add v_smfmac_f32_32x32x32x64_fp8_bf8 for gfx950 (#117258)Matt Arsenault
2024-11-22AMDGPU: Add v_smfmac_f32_32x32x64_bf8_fp8 for gfx950 (#117257)Matt Arsenault
2024-11-22AMDGPU: Add v_smfmac_f32_32x32x64_bf8_bf8 for gfx950 (#117256)Matt Arsenault
2024-11-22[AMDGPU][True16][MC] VOPC profile fake16 pseudo update (#113175)Brox Chen
2024-11-21AMDGPU: Add v_smfmac_f32_16x16x128_fp8_fp8 for gfx950 (#117235)Matt Arsenault
2024-11-21AMDGPU: Add v_smfmac_f32_16x16x128_fp8_bf8 for gfx950 (#117234)Matt Arsenault
2024-11-21AMDGPU: Add v_smfmac_f32_16x16x128_bf8_fp8 for gfx950 (#117233)Matt Arsenault
2024-11-21AMDGPU: Add v_smfmac_f32_16x16x128_bf8_bf8 for gfx950 (#117232)Matt Arsenault
2024-11-21AMDGPU: Add v_smfmac_i32_32x32x64_i8 for gfx950 (#117214)Matt Arsenault
2024-11-21AMDGPU: Add v_smfmac_i32_16x16x128_i8 for gfx950 (#117213)Matt Arsenault
2024-11-21AMDGPU: Add v_smfmac_f32_32x32x32_bf16 for gfx950 (#117212)Matt Arsenault
2024-11-21AMDGPU: Add v_smfmac_f32_16x16x64_bf16 for gfx950 (#117211)Matt Arsenault
2024-11-21AMDGPU: Add v_smfmac_f32_32x32x32_f16 for gfx950 (#117205)Matt Arsenault
2024-11-21AMDGPU: Add v_smfmac_f32_16x16x64_f16 for gfx950 (#117202)Matt Arsenault
2024-11-21AMDGPU: Define v_mfma_f32_{16x16x128|32x32x64}_f8f6f4 instructions (#116723)Matt Arsenault
generated by cgit v1.2.3 (git 2.25.1) at 2026-10-23 19:15:36 +0000