summaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/TargetLoweringBase.cpp
AgeCommit message (Expand)Author
2021-07-02[WebAssembly] Implementation of global.get/set for reftypes in LLVM IRPaulo Matos
2021-06-26[ISel] Port AArch64 SABD and UABD to DAGCombineDavid Green
2021-06-10Revert "Implementation of global.get/set for reftypes in LLVM IR"David Spickett
2021-06-10Implementation of global.get/set for reftypes in LLVM IRPaulo Matos
2021-06-08[CostModel] Return an invalid cost for memory ops with unsupported typesKerry McLaughlin
2021-06-07[NFC] Fix semantic discrepancy for MVT::LAST_VALUETYPEGuillaume Chatelet
2021-06-06[TargetLowering] Use IRBuilderBase instead of IRBuilder<> (NFC)Nikita Popov
2021-06-06[TargetLowering] Move methods out of line (NFC)Nikita Popov
2021-06-02[CodeGen] Refactor libcall lookups for RTLIB::POWI_*Bjorn Pettersson
2021-05-12[TargetLowering] Improve legalization of scalable vector typesFraser Cormack
2021-04-30[TTI] NFC: Change getTypeLegalizationCost to return InstructionCost.Daniil Fukalov
2021-03-22[TargetTransformInfo] move branch probability query from TargetLoweringInfoSanjay Patel
2021-03-09[IR] Introduce llvm.experimental.vector.splice intrinsicCullen Rhodes
2021-02-04[TargetLowering] Use Align in allowsMisalignedMemoryAccesses.Craig Topper
2021-01-25[XRay] Support DW_TAG_call_site and delete unneeded PATCHABLE_EVENT_CALL/PATC...Fangrui Song
2021-01-21[llvm] Use isDigit (NFC)Kazu Hirata
2021-01-19[GlobalISel] Combine (a[0]) | (a[1] << k1) | ...| (a[m] << kn) into a wide loadJessica Paquette
2021-01-02[PowerPC] Add the LLVM triple for powerpcle [1/5]Brandon Bergren
2020-12-18Add intrinsics for saturating float to int castsBjorn Pettersson
2020-12-14[PowerPC][FP128] Fix the incorrect signature for math library callQingShan Zhang
2020-12-08UBSAN: emit distinctive trapsTim Northover
2020-12-07[CodeGen] Restore accessing __stack_chk_guard via a .refptr stub on mingw aft...Martin Storsjö
2020-12-04Make __stack_chk_guard dso_local if Reloc::StaticFangrui Song
2020-12-03[RISCV] Support Zfh half-precision floating-point extension.Hsiangkai Wang
2020-11-20[AArch64] Out-of-line atomics (-moutline-atomics) implementation.Pavel Iliin
2020-11-19[AArch64] Lower fptrunc/fpext from/to FP128t to/from FP16Adhemerval Zanella
2020-11-04[SelectionDAG] Add legalizations for VECREDUCE_SEQ_FMULCameron McInally
2020-10-30[Legalize] Add legalizations for VECREDUCE_SEQ_FADDCameron McInally
2020-10-19[SVE][CodeGen][NFC] Replace TypeSize comparison operators with their scalar e...David Sherwood
2020-10-12[X86][SelectionDAG] Add SADDO_CARRY and SSUBO_CARRY to support multipart sign...Craig Topper
2020-10-12[SVE] Make ElementCount and TypeSize use a new PolySize classDavid Sherwood
2020-10-02[SVE][CodeGen] Add new EVT/MVT getFixedSizeInBits() functionsDavid Sherwood
2020-09-28[SVE] Replace / operator in TypeSize/ElementCount with divideCoefficientByDavid Sherwood
2020-09-23[SVE] Make EVT::getScalarSizeInBits and others consistent with Type::getScala...David Sherwood
2020-09-12[SelectionDAG][X86][ARM][AArch64] Add ISD opcode for __builtin_parity. Expand...Craig Topper
2020-08-28[SVE] Make ElementCount members privateDavid Sherwood
2020-08-27[SSP] Restore setting the visibility of __guard_local to hidden for better co...Brad Smith
2020-08-19Revert "Revert "[NFC][llvm] Make the contructors of `ElementCount` private.""Mehdi Amini
2020-08-19Revert "[NFC][llvm] Make the contructors of `ElementCount` private."Mehdi Amini
2020-08-19[NFC][llvm] Make the contructors of `ElementCount` private.Francesco Petrogalli
2020-08-07[Intrinsic] Add sshl.sat/ushl.sat, saturated shift intrinsics.Bevin Hansson
2020-07-31Support addrspacecast initializers with isNoopAddrSpaceCastMatt Arsenault
2020-07-25[Statepoints] Support lowering gc relocations to virtual registersPhilip Reames
2020-06-30[Alignment][NFC] TargetLowering::allowsMemoryAccessForAlignmentGuillaume Chatelet
2020-06-30[Alignment][NFC] TargetLowering::allowsMemoryAccessGuillaume Chatelet
2020-06-18[CodeGen] Fix warnings in getVectorTypeBreakdownDavid Sherwood
2020-06-09Revert "[Alignment][NFC] Migrate TargetLowering::allowsMemoryAccess"Guillaume Chatelet
2020-06-09[Alignment][NFC] Migrate TargetLowering::allowsMemoryAccessGuillaume Chatelet
2020-06-08[CodeGen][SVE] CopyToReg: Split scalable EVTs that are not powers of 2Sander de Smalen
2020-06-05Reland D80640: [CodeGen][SVE] Calculate correct type legalization for scalabl...Sander de Smalen
generated by cgit v1.2.3 (git 2.25.1) at 2026-10-24 06:57:27 +0000