summaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/MachineVerifier.cpp
AgeCommit message (Expand)Author
2024-03-17[CodeGen] Use LocationSize for MMO getSize (#84751)David Green
2024-03-12[GISEL] Add G_VSCALE instruction (#84542)Michael Maitland
2024-03-11[GISEL] Add G_INSERT_SUBVECTOR and G_EXTRACT_SUBVECTOR (#84538)Michael Maitland
2024-03-09[GISel] Enforce G_PTR_ADD RHS type matching index size for addr space (#84352)Jay Foad
2024-03-07[GISEL] Add IRTranslation for shufflevector on scalable vector types (#80378)Michael Maitland
2024-03-07Revert "[GISEL] Add IRTranslation for shufflevector on scalable vector types"...Michael Maitland
2024-03-07[GISEL] Add IRTranslation for shufflevector on scalable vector types (#80378)Michael Maitland
2024-03-06Restore "Implement convergence control in MIR using SelectionDAG (#71785)"Sameer Sahasrabuddhe
2024-03-04Revert "Restore "Implement convergence control in MIR using SelectionDAG (#71...Mitch Phillips
2024-03-04Restore "Implement convergence control in MIR using SelectionDAG (#71785)"Sameer Sahasrabuddhe
2024-02-21Revert "Implement convergence control in MIR using SelectionDAG (#71785)"Sameer Sahasrabuddhe
2024-02-21Implement convergence control in MIR using SelectionDAG (#71785)Sameer Sahasrabuddhe
2024-02-13[LLT] Add and use isPointerVector and isPointerOrPointerVector. NFC. (#81283)Jay Foad
2024-02-07[NFC][NewPM/Codegen] Remove unused parameter from verifyMachineFunctionArthur Eubanks
2024-02-02[GISEL] More accounting for scalable vectors when operating on LLTs (#80372)Michael Maitland
2024-01-25[llvm] Move CodeGenTypes library to its own directory (#79444)Nico Weber
2023-12-11[GlobalISel] Add G_PREFETCH (#74863)Jay Foad
2023-11-30MachineVerifier: Reject extra non-register operands on instructions (#73758)Matt Arsenault
2023-11-15[RISCV][GISEL] Add vector RegisterBanks and vector support in getRegBankFromR...Michael Maitland
2023-11-15[RISCV] Use TypeSize in places where needed for RegBankSelectionMichael Maitland
2023-11-15[RISCV][GISEL] Add support for scalable vector types in lowerReturnVal (#71587)Michael Maitland
2023-11-14[RISCV][GISEL] Add support for lowerFormalArguments that contain scalable vec...Michael Maitland
2023-11-07[MachineVerifier] Fix COPY check in MachineVerifier for scalable vectorsMichael Maitland
2023-11-07[CodeGen][MachineVerifier] Use TypeSize instead of unsigned for getRe… (#70...Michael Maitland
2023-10-30[GISel] Restrict G_BSWAP to multiples of 16 bits. (#70245)Craig Topper
2023-10-24[CodeGen] Update a comment from NoSSA to IsSSAJay Foad
2023-09-11[InlineAsm] refactor InlineAsm class NFC (#65649)Nick Desaulniers
2023-09-01MachineVerifier: Don't crash in LiveIntervals checks on generic vregsMatt Arsenault
2023-08-31MachineFunction: Add verify method that accepts LiveIntervalsMatt Arsenault
2023-08-20[GlobalISel] introduce MIFlag::NoConvergentSameer Sahasrabuddhe
2023-08-18[MachineVerifier] Verify LiveIntervals for PHIsCarl Ritson
2023-08-14[AArch64][GISel] Add handling for G_VECREDUCE_FMAXIMUM and G_VECREDUCE_FMINIMUMDavid Green
2023-07-31[GlobalISel] convergent intrinsicsSameer Sahasrabuddhe
2023-07-27[CodeGen] Store call frame size in MachineBasicBlockJay Foad
2023-06-16[MC] Add MCRegisterInfo::regunits for iteration over register unitsSergei Barannikov
2023-06-02[TableGen][GlobalISel] Account for HwMode in RegisterBank register sizesNitin John Raj
2023-05-24[MachineVerifier] Try harder to verify LiveIntervalsJay Foad
2023-05-24[MachineVerifier] Verify liveins for live-through segmentsJay Foad
2023-05-03Restore CodeGen/LowLevelType from `Support`NAKAMURA Takumi
2023-04-20Fix uninitialized class membersAkshay Khadse
2023-04-17Fix uninitialized pointer members in CodeGenAkshay Khadse
2023-04-04[MachineVerifier] Try harder to verify SlotIndexesJay Foad
2023-02-16[llvm] add CallBrPrepare pass to pipelinesNick Desaulniers
2023-02-14[PowerPC][GISel] add support for fpconstantChen Zheng
2023-01-27Lift EHPersonalities from Analysis to IR (NFC)Stefan Gränitz
2023-01-23[MC] Make more use of MCInstrDesc::operands. NFC.Jay Foad
2023-01-13[CodeGen] Remove uses of Register::isPhysicalRegister/isVirtualRegister. NFCCraig Topper
2022-12-07[GlobalISel] Add a new G_INVOKE_REGION_START instruction to fix an EH bug.Amara Emerson
2022-11-17[GlobalISel] Better verification of G_UNMERGE_VALUESJay Foad
2022-11-15[GlobalISel] Remove semantic operand of G_IS_FPCLASSSerge Pavlov