summaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/MachineVerifier.cpp
AgeCommit message (Expand)Author
2018-12-10[GlobalISel] Restrict G_MERGE_VALUES capability and replace with new opcodes.Amara Emerson
2018-12-05[GlobalISel] Introduce G_BUILD_VECTOR, G_BUILD_VECTOR_TRUNC and G_CONCAT_VECT...Amara Emerson
2018-10-23Fix typo in verifier error messageMatt Arsenault
2018-10-03[machineverifier] Detect PHI's that are preceeded by non-PHI'sDaniel Sanders
2018-10-02[globalisel][verifier] Run the MachineVerifier from IRTranslator onwardsDaniel Sanders
2018-09-20[MachineVerifier] Relax checkLivenessAtDef regarding dead subreg defsBjorn Pettersson
2018-08-27MachineVerifier: Fix assert on implicit virtreg useMatt Arsenault
2018-08-16[MachineVerifier] Check if predecessor is jointly dominated by undefsKrzysztof Parzyszek
2018-07-30Remove trailing spaceFangrui Song
2018-07-16[CodeGen] Fix inconsistent declaration parameter nameFangrui Song
2018-06-21[DebugInfo] Make sure all DBG_VALUEs' reguse operands have IsDebug propertyMikael Holmen
2018-05-17[WebAssembly] Add Wasm personality and isScopedEHPersonality()Heejin Ahn
2018-05-09[DebugInfo] Examine all uses of isDebugValue() for debug instructions.Shiva Chen
2018-05-08[MachineVerifier][GlobalISel] Verifying generic extends and truncatesRoman Tereshin
2018-05-07[MachineVerifier][GlobalISel] Checking that generic instrs have LLTs on all v...Roman Tereshin
2018-05-07[MachineVerifier][GlobalISel] NFC, Improving MO printing and refactoring visi...Roman Tereshin
2018-02-28[GlobalISel] Print/Parse FailedISel MachineFunction propertyRoman Tereshin
2018-02-23[MachineOperand][Target] MachineOperand::isRenamable semantics changesGeoff Berry
2018-02-09[GISel]: Verify COPIES involving generic registers.Aditya Nandakumar
2018-01-29[MachineVerifier] Add check that renamable operands aren't reserved registers.Geoff Berry
2017-12-18LiveStacks: Rename LiveStack.{h|cpp} to LiveStacks.{h|cpp}; NFCMatthias Braun
2017-12-15MachineFunction: Return reference from getFunction(); NFCMatthias Braun
2017-12-13Rename LiveIntervalAnalysis.h to LiveIntervals.hMatthias Braun
2017-12-12[MachineOperand][MIR] Add isRenamable to MachineOperand.Geoff Berry
2017-12-07[CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.Francis Visoiu Mistrih
2017-12-04MachineVerifier: undef phi arg doesn't need to be live-out from predecessorMatthias Braun
2017-12-04[CodeGen] Unify MBB reference format in both MIR and debug outputFrancis Visoiu Mistrih
2017-11-30[CodeGen] Always use `printReg` to print registers in both MIR and debugFrancis Visoiu Mistrih
2017-11-30[CodeGen] Print "%vreg0" as "%0" in both MIR and debug outputFrancis Visoiu Mistrih
2017-11-28[CodeGen] Rename functions PrintReg* to printReg*Francis Visoiu Mistrih
2017-11-28MachineVerifier: Improve register operand checksMatthias Braun
2017-11-28MachineVerifier: Improve PHI operand checkingMatthias Braun
2017-11-17Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie
2017-11-08Target/TargetInstrInfo.h -> CodeGen/TargetInstrInfo.h to match layeringDavid Blaikie
2017-10-12Revert "TargetMachine: Merge TargetMachine and LLVMTargetMachine"Matthias Braun
2017-10-12TargetMachine: Merge TargetMachine and LLVMTargetMachineMatthias Braun
2017-09-11[CodeGen] Fix some Clang-tidy modernize-use-using and Include What You Use wa...Eugene Zelenko
2017-09-01LiveIntervalAnalysis: Fix alias regunit reserved definitionMatthias Braun
2017-08-23[GISEl]: Translate phi into G_PHIAditya Nandakumar
2017-07-06[MachineVerifier] Add check that tied physregs aren't different.Mikael Holmen
2017-06-08RegAllocPBQP: Do not assign reserved physical registerMatthias Braun
2017-06-06Sort the remaining #include lines in include/... and lib/....Chandler Carruth
2017-06-02Verify a couple more fields in STATEPOINT instructionsPhilip Reames
2017-06-02Add placeholder for more extensive verification of psuedo opsPhilip Reames
2017-05-26MachineVerifier: Remove unused set; NFCMatthias Braun
2017-05-17BitVector: add iterators for set bitsFrancis Visoiu Mistrih
2017-05-09Add extra operand to CALLSEQ_START to keep frame part set up previouslySerge Pavlov
2017-05-05ARM: Compute MaxCallFrame size earlyMatthias Braun
2017-04-20Do not run frame verification if target does not use frame instructionsSerge Pavlov
2017-04-13Use methods to access data stored with frame instructionsSerge Pavlov
generated by cgit v1.2.3 (git 2.25.1) at 2026-10-24 11:33:35 +0000