| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2007-12-30 | simpilfy some register printing code. | Chris Lattner | |
| llvm-svn: 45458 | |||
| 2007-12-30 | eliminate a copy of the machineoperand printing stuff. Keep the copy that | Chris Lattner | |
| knows how to print offsets. llvm-svn: 45457 | |||
| 2007-12-30 | Simplify and clean up some machine operand/instr printing/dumping stuff. | Chris Lattner | |
| llvm-svn: 45456 | |||
| 2007-12-30 | two register machineoperands are not identical unless their subregs match. | Chris Lattner | |
| llvm-svn: 45455 | |||
| 2007-12-30 | MachineOperand::getImmedValue -> MachineOperand::getImm | Chris Lattner | |
| llvm-svn: 45454 | |||
| 2007-12-30 | make machine operands fatter: give each one an up-pointer to the | Chris Lattner | |
| machineinstr that owns it. llvm-svn: 45449 | |||
| 2007-12-30 | Start using the simplified methods for adding operands. | Chris Lattner | |
| llvm-svn: 45432 | |||
| 2007-12-30 | simplify some code by factoring operand construction better. | Chris Lattner | |
| llvm-svn: 45428 | |||
| 2007-12-29 | Remove attribution from file headers, per discussion on llvmdev. | Chris Lattner | |
| llvm-svn: 45418 | |||
| 2007-11-14 | Clean up sub-register implementation by moving subReg information back to | Evan Cheng | |
| MachineOperand auxInfo. Previous clunky implementation uses an external map to track sub-register uses. That works because register allocator uses a new virtual register for each spilled use. With interval splitting (coming soon), we may have multiple uses of the same register some of which are of using different sub-registers from others. It's too fragile to constantly update the information. llvm-svn: 44104 | |||
| 2007-10-13 | Optionally create a MachineInstr without default implicit operands. | Evan Cheng | |
| llvm-svn: 42945 | |||
| 2007-10-12 | EXTRACT_SUBREG coalescing support. The coalescer now treats EXTRACT_SUBREG like | Evan Cheng | |
| (almost) a register copy. However, it always coalesced to the register of the RHS (the super-register). All uses of the result of a EXTRACT_SUBREG are sub- register uses which adds subtle complications to load folding, spiller rewrite, etc. llvm-svn: 42899 | |||
| 2007-09-14 | Remove isReg, isImm, and isMBB, and change all their users to use | Dan Gohman | |
| isRegister, isImmediate, and isMachineBasicBlock, which are equivalent, and more popular. llvm-svn: 41958 | |||
| 2007-09-14 | Remove spurious consts. This fixes warnings with compilers that | Dan Gohman | |
| are strict about such things. llvm-svn: 41956 | |||
| 2007-07-26 | Remove subreg index from MachineInstr's and also keep vregs as unsigned when ↵ | Christopher Lamb | |
| adding operands. llvm-svn: 40514 | |||
| 2007-06-15 | MachineInstr::isPredicable() is no longer needed. | Evan Cheng | |
| llvm-svn: 37599 | |||
| 2007-05-29 | Add missing const qualifiers. | Evan Cheng | |
| llvm-svn: 37341 | |||
| 2007-05-16 | Rename M_PREDICATED to M_PREDICABLE; Moved isPredicable() to MachineInstr. | Evan Cheng | |
| llvm-svn: 37121 | |||
| 2007-05-15 | Added getNumExplicitOperands and findFirstPredOperand. | Evan Cheng | |
| llvm-svn: 37064 | |||
| 2007-05-01 | llvm bug #1350, parts 1, 2, and 3. | Nate Begeman | |
| llvm-svn: 36618 | |||
| 2007-04-26 | Rename findRegisterUseOperand to findRegisterUseOperandIdx to avoid confusion. | Evan Cheng | |
| llvm-svn: 36483 | |||
| 2007-03-26 | Change findRegisterUseOperand() to return operand index instead. | Evan Cheng | |
| llvm-svn: 35363 | |||
| 2007-02-23 | Use findRegisterUseOperand to find a kill of particular register. | Evan Cheng | |
| llvm-svn: 34512 | |||
| 2007-02-19 | Re-apply my liveintervalanalysis changes. Now with PR1207 fixes. | Evan Cheng | |
| llvm-svn: 34428 | |||
| 2007-02-19 | For PR1207: | Reid Spencer | |
| Revert patches that caused the problem. Evan, please investigate and reapply when you've discovered the problem. llvm-svn: 34399 | |||
| 2007-02-17 | Added findRegisterDefOperand(). | Evan Cheng | |
| llvm-svn: 34380 | |||
| 2007-02-16 | Print <dead> def operands. | Evan Cheng | |
| llvm-svn: 34343 | |||
| 2006-12-16 | The best unbreakage yet, addressing Bill's concerns. | Jeff Cohen | |
| llvm-svn: 32622 | |||
| 2006-12-15 | An even better unbreakage... | Jeff Cohen | |
| llvm-svn: 32617 | |||
| 2006-12-07 | Changed llvm_ostream et all to OStream. llvm_cerr, llvm_cout, llvm_null, are | Bill Wendling | |
| now cerr, cout, and NullStream resp. llvm-svn: 32298 | |||
| 2006-12-06 | Move copyKillDeadInfo out-of-line. Add findRegisterUseOperand(). | Evan Cheng | |
| llvm-svn: 32273 | |||
| 2006-11-30 | - MachineInstr now keeps a ptr to TargetInstrDescriptor instead of Opcode. | Evan Cheng | |
| - Remove the ugly TargetInstrDescriptors hack. llvm-svn: 32032 | |||
| 2006-11-28 | Use llvm streams instead of <iostream> | Bill Wendling | |
| llvm-svn: 31985 | |||
| 2006-11-28 | Clean up. | Evan Cheng | |
| llvm-svn: 31957 | |||
| 2006-11-27 | Change MachineInstr ctor's to take a TargetInstrDescriptor reference instead | Evan Cheng | |
| of opcode and number of operands. llvm-svn: 31947 | |||
| 2006-11-20 | setOperand should not zap the operand list or add implicit operands to an | Chris Lattner | |
| instruction. Doing so breaks the FP stackifier, the alpha branch selector the sparc fpmover. This fixes PR1012 and CodeGen/X86/fp-stack-compare.ll llvm-svn: 31876 | |||
| 2006-11-15 | Minor updates. | Evan Cheng | |
| llvm-svn: 31761 | |||
| 2006-11-13 | - Let MachineInstr ctors add implicit def and use operands. Other operands | Evan Cheng | |
| will be inserted before these operands. If the opcode changes (by setOpcode), the implicit operands are updated as well. - Added IsKill, IsDead fields to MachineOperand in preparation for changes that move kill / dead info to MachineInstr's. llvm-svn: 31711 | |||
| 2006-11-11 | Add methods to add implicit def use operands to a MI. | Evan Cheng | |
| llvm-svn: 31675 | |||
| 2006-11-10 | Add implicit def / use operands to MachineInstr. | Evan Cheng | |
| llvm-svn: 31633 | |||
| 2006-10-25 | be more aggressive about matching identical instructions. | Chris Lattner | |
| llvm-svn: 31179 | |||
| 2006-10-20 | implement MachineOperand::isIdenticalTo | Chris Lattner | |
| llvm-svn: 31088 | |||
| 2006-09-05 | Only call isUse/isDef on register operands | Chris Lattner | |
| llvm-svn: 30118 | |||
| 2006-06-15 | Instructions with variable operands (variable_ops) can have a number required | Evan Cheng | |
| operands. e.g. def CALL32r : I<0xFF, MRM2r, (ops GR32:$dst, variable_ops), "call {*}$dst", [(X86call GR32:$dst)]>; TableGen should emit operand informations for the "required" operands. Added a target instruction info flag M_VARIABLE_OPS to indicate the target instruction may have more operands in addition to the minimum required operands. llvm-svn: 28791 | |||
| 2006-05-26 | Remove a bogus cast. | Evan Cheng | |
| llvm-svn: 28492 | |||
| 2006-05-04 | Final pass of minor cleanups for MachineInstr | Chris Lattner | |
| llvm-svn: 28110 | |||
| 2006-05-04 | Remove redundancy and a level of indirection when creating machine operands | Chris Lattner | |
| llvm-svn: 28107 | |||
| 2006-05-04 | Remove and simplify some more machineinstr/machineoperand stuff. | Chris Lattner | |
| llvm-svn: 28105 | |||
| 2006-05-04 | Rename MO_VirtualRegister -> MO_Register. Clean up immediate handling. | Chris Lattner | |
| llvm-svn: 28104 | |||
| 2006-05-04 | Move some methods out of MachineInstr into MachineOperand | Chris Lattner | |
| llvm-svn: 28102 | |||
