summaryrefslogtreecommitdiff
path: root/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp')
-rw-r--r--llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp9
1 files changed, 3 insertions, 6 deletions
diff --git a/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp b/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp
index 2bbbbf4db02d..fd28abeb887c 100644
--- a/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp
+++ b/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp
@@ -287,13 +287,10 @@ void SIScheduleBlock::fastSchedule() {
static bool isDefBetween(Register Reg, SlotIndex First, SlotIndex Last,
const MachineRegisterInfo *MRI,
const LiveIntervals *LIS) {
- for (MachineRegisterInfo::def_instr_iterator
- UI = MRI->def_instr_begin(Reg),
- UE = MRI->def_instr_end(); UI != UE; ++UI) {
- const MachineInstr* MI = &*UI;
- if (MI->isDebugValue())
+ for (const MachineInstr &MI : MRI->def_instructions(Reg)) {
+ if (MI.isDebugValue())
continue;
- SlotIndex InstSlot = LIS->getInstructionIndex(*MI).getRegSlot();
+ SlotIndex InstSlot = LIS->getInstructionIndex(MI).getRegSlot();
if (InstSlot >= First && InstSlot <= Last)
return true;
}