diff options
| author | Craig Topper <craig.topper@sifive.com> | 2022-08-19 08:53:43 -0700 |
|---|---|---|
| committer | Craig Topper <craig.topper@sifive.com> | 2022-08-19 08:53:44 -0700 |
| commit | 961838cc132faba9330364f2e5bdeae673454c9f (patch) | |
| tree | 52a2b3787f9179c28a395970d620d21732b1e54c /clang/lib/CodeGen/CodeGenModule.cpp | |
| parent | c9a41fe60ab62f7a40049c100adcc8087a47669b (diff) | |
[RISCV] Add passthru operand to RISCVISD::SETCC_VL.
Use it to the fix a bug in the fceil/ffloor lowerings. We were
setting the passthru to IMPLICIT_DEF before and using a mask
agnostic policy. This means where the incoming bits in
the mask were 0 they could be anything in the outgoing mask. We
want those bits in the outgoing mask to be 0. This means we need to
pass the input mask as the passthru.
This generates worse code because we are unable to allocate the
v0 register to the output due to an earlyclobber constraint. We
probably need a special TIED pseudoinstruction and probably custom
isel since you can't use V0 twice in the input pattern.
Reviewed By: reames
Differential Revision: https://reviews.llvm.org/D132058
Diffstat (limited to 'clang/lib/CodeGen/CodeGenModule.cpp')
0 files changed, 0 insertions, 0 deletions